

# INTRODUCTION TO PARALLEL COMPUTING

**Deepika H.V**

System Software Development Group  
C-DAC, Bengaluru

**[deepikahv@cdac.in](mailto:deepikahv@cdac.in)**

# Contents



- ❑ What is Parallel Computing
- ❑ Parallel Architectures
- ❑ Memory Architectures
- ❑ Evolution of Parallel Architectures
  - Top 5 Super Computers
- ❑ Parallel Programming
  - Program Design
  - Parallel Programming Paradigms

# What is Parallel Computing?






# Serial Computing

If **1 Man** takes **15 hours** to complete the job; then  
How long will it take if **15 Men** work together



## PARALLEL Processing or Parallelism!

- Saves total **time** taken
- Solve **larger problems**



**Parallelism is a necessity of today's computing!!**

## Parallel Processing

- Processing multiple tasks simultaneously on multiple processors is called parallel processing.

## Parallel Programming


- Software methodology used to implement parallel processing.

## Parallel Computing

- Term that encompasses all the technologies used in running multiple tasks simultaneously on multiple processors

# Use Cases of Parallel Computing

- Prediction of weather, climate, global changes
- Challenges in materials sciences
- Semiconductor design
- Structural biology
- Design of drugs
- Human genome
- Astronomy
- Challenges in transportation
- Vehicle dynamics
- Nuclear fusion
- Enhanced oil and gas recovery
- Computational ocean sciences
- Speech
- Vision
- Visualization and graphics






# Parallel Architectures




# Simple Von Neumann Machine




## ❑ Vector processors

- able to run mathematical operations on multiple data elements simultaneously



## ❑ Superscalar processors

- Instruction level parallelism with a processor



# Multicore Machines






Fig: A 2-Processor Chip



Fig: An Intel Core 2 Duo E6750 dual-core processor


# Multi Chip Module (MCM)




32-way System with 4 MCM and L3 cache

# Symmetric Multiprocessor (SMP)

➤ two or more **identical** processors are connected to a **single shared** main memory



Shared-memory Multi-Processor



## □ Field-Programmable Gate Arrays

- a computer chip that can rewire itself for a given task
- can be programmed with hardware description languages such as VHDL or Verilog



## □ General Purpose GPU

- General-purpose computing on graphics processing units (GPGPU)
- NVIDIA, Intel and AMD
- CUDA/OpenCL programming environment



# Supercomputers

- tightly coupled computers that work together closely as though they are a **single** computer






# Parallel Architectures

## ❑ Distributed Computing

- different parts of a program are run simultaneously on separate computers communicating over a network



4 node PC/workstation cluster




## ❑ Grid Computing

- Aggregation, sharing of distributed heterogeneous systems

## ❑ Cloud Computing

- on-demand available service – IaaS, PaaS, SaaS
- pay-as-you-use over the Internet




# Memory Architecture



# Shared Memory Architecture

## □ Uniform Memory Access (UMA):


- Example - **SMP**
- Identical processors
- Equal access and access times to memory
- Sometimes called Cache Coherent UMA (**CC-UMA**). Cache coherency is accomplished at the hardware level.
- Contention - as more CPUs are added, competition for access to the bus leads to a decline in performance.
- Thus, **scalability ~ 32 processors**.





# Distributed Memory Architecture

- Processors have their **own local memory**. So operates independently.
- No** concept of **global address space** across all processors.
- Changes in local memory have no effect on memory of other processors. Hence, **cache coherency** does **not apply**.
- Data access** between processors is **defined by programmer** ; explicitly define how and when data is communicated. Synchronization between tasks is also programmer's responsibility.
- The network "fabric" used for data transfer varies widely, though it can be as simple as Ethernet.





## ☐ Supercomputer


- 1961 -- IBM 7030, 1.2 MIPS
- 1964 -- CDC 6600 , 6 MFLOPS
- 1970s – Cray-1 , a vector processor , 160 MFLOPS
- 1985 – Cray-2, 4 processor liquid cooling , 1.9 GFLOPS
- 1996 – ASCI Red , Intel, Sandia National Labs, 1.3 TFLOPS



**Listing of TOP500 from 1993 is available on [top500.org](http://top500.org)**

# Evolution of Supercomputers

Mflop/s       $10^6$  flop/sec  
 Gflop/s       $10^9$  flop/sec  
 Tflop/s       $10^{12}$  flop/sec  
 Pflop/s       $10^{15}$  flop/sec





# World Top5 Supercomputers



| Rank | Site  | System   | Cores     | Rmax (PFlop) | RPeak (PFlop) |
|------|---|--|-----------|--------------|---------------|
| 1    | Frontier ,<br>DOE/SC/Oak<br>Ridge National<br>Laboratory<br>United States | HPE Cray EX235a, AMD Optimized 3rd<br>Generation EPYC 64C 2GHz, AMD<br>Instinct MI250X, Slingshot-11, HPE                    | 8,730,112 | 1,102.00     | 1,685.65      |
| 2    | A64FX 48C<br>2.2GHz, Tofu<br>interconnect D,<br>Fujitsu                   | A64FX 48C 2.2GHz, Tofu interconnect<br>D, Fujitsu  | 7,630,848 | 442.01       | 537.21        |
| 3    | LUMI,<br>EuroHPC/CSC<br>Finland   | HPE Cray EX235a, AMD Optimized 3rd<br>Generation EPYC 64C 2GHz, AMD<br>Instinct MI250X, Slingshot-11, HPE                    | 2,220,288 | 309.10       | 428.70        |
| 4.   | Leonardo,<br>EuroHPC/CINECA<br>Italy                                      | BullSequana XH2000, Xeon Platinum<br>8358 32C 2.6GHz, NVIDIA A100 SXM4<br>64 GB, Quad-rail NVIDIA HDR100<br>Infiniband, Atos | 1,463,616 | 174.70       | 255.75        |
| 5.   | Summit,<br>DOE/SC/Oak<br>Ridge National<br>Laboratory<br>United States    | IBM Power System AC922, IBM<br>POWER9 22C 3.07GHz, NVIDIA Volta<br>GV100, Dual-rail Mellanox EDR<br>Infiniband, IBM          | 2,414,592 | 148.60       | 200.79        |

# Indian Top5 Supercomputers



| Rank       | Site   | System   | Cores/<br>nodes | Rmax<br>(TFlop) | RPeak<br>(TFlop) |
|------------|--|--|-----------------|-----------------|------------------|
| 1<br>[120] | PARAM Siddhi-AI,<br>C-DAC,Pune                                       | NVIDIA DGX A100, AMD EPYC 7742 64C<br>2.25GHz, NVIDIA A100, Mellanox HDR<br>Infiniband (OEM:ATOS under NSM initiative,<br>Bidder)  | 41664/<br>236   | 4619            | 5267.14          |
| 2<br>[143] | Pratyush, Indian<br>Institute of<br>Tropical<br>Meteorology,<br>Pune | Cray XC-40 class system with 3315 CPU-only<br>(Intel Xeon Broadwell E5-2695 v4 CPU )<br>nodes with Cray Linux environment as OS,<br>and connected by Cray Aries interconnect | 119232/ -<br>-  | 3763.9          | 4006.19          |
| 3<br>[277] | Mihir, NCMRWF,<br>Noida  | Intel Xeon Broadwell E5-2695 v4 CPU with<br>Cray Linux environment connected by Cray<br>Aries interconnect<br>OEM:Cray, Bidder:Cray  | 83592/<br>1152  | 2570.4          | 2808.7           |
| 4.         | PARAM Pravega,<br>IISc, Bangalore                                    | Intel Xeon Cascade Lake processors,NVIDIA<br>Tesla V100 with NVLink, Mellanox HDR<br>interconnect. OEM:Atos, Bidder:Atos   | 29952/<br>624   | 1702            | 2565             |
| 5.         | PARAM Shakti,<br>Indian Institute of<br>Technology<br>,Kharagpur     | Intel Xeon Skylake, NVIDIA Tesla V100.<br>OEM:Atos, Bidder:Atos  | 17280/<br>432   | 935             | 1290.2           |

# Parallel Programming



# Flynn's Taxonomy





## Data Streams



Instruction Streams

|   |   |
|---|---|
| <b>S I S D</b><br>Single Instruction, Single Data   | <b>S I M D</b><br>Single Instruction, Multiple Data   |
| <b>M I S D</b><br>Multiple Instruction, Single Data | <b>M I M D</b><br>Multiple Instruction, Multiple Data |

# 1. SISD



# 2. SIMD




Processor Arrays: Connection Machine CM-2, MasPar MP-1 & MP-2, ILLIAC IV

Vector Pipelines: IBM 9000, Cray X-MP, Y-MP & C90, Fujitsu VP, NEC SX-2, Hitachi S820, ETA10

Most modern computers, particularly those with graphics processor units (GPUs) employ SIMD instructions and execution units.





# 3. MISD



Some conceivable uses might be:

- multiple frequency filters operating on a single signal stream
- multiple cryptography algorithms attempting to crack a single coded message.


# 4. MIMD



Most current supercomputers, networked parallel computer clusters and "grids", multi-processor SMP computers, multi-core PCs.



# Program Design



## ❑ Partitioning:

- divide the computation to be performed and the data operated on by the computation into small tasks.

The focus here should be on identifying tasks that can be executed in parallel.

## ❑ Communication:

- determine what communication needs to be carried out among the tasks identified in the previous step.

## ❑ **Agglomeration or aggregation:**


- combine tasks and communications identified in the first step into larger tasks.

For example, if task A must be executed before task B can be executed, it may make sense to aggregate them into a single composite task.

## ❑ **Mapping:**

- assign the composite tasks identified in the previous step to processes/threads.

This should be done so that communication is minimized, and each process/thread gets roughly the same amount of work.



# Paradigms



- ❑ On a single machine with shared memory
  - OpenMP 3 and lesser
  - Pthreads
- ❑ On machines connected via network and have no shared memory
  - MPI
  - PGAS
- ❑ Accelerators, offload tasks from CPU to it
  - CUDA
  - OpenACC /OpenMP 4
- ❑ Heterogenous
  - HIP /SYCL / OneAPI



INDIANS INVENTED  
IT FIRST-THE  
CONCEPT OF  
PARALLEL PROCESSING



Courtesy: Funny & Interesting Stuff - <http://krishna-fun.blogspot.com/2007/11/multitasking-invention.html>

December 9, 2022

# Questions ???



Applying Advanced Computing for Human Advancement

Thank you!

